Matches in DBpedia 2014 for { <http://dbpedia.org/resource/Quasi_Delay_Insensitive> ?p ?o. }
Showing items 1 to 23 of
23
with 100 items per page.
- Quasi_Delay_Insensitive abstract "In digital logic design, Quasi Delay-Insensitive (QDI) circuits are a class of almost delay-insensitive asynchronous circuits which are invariant to (and make no assumptions about) the delays of any of the circuit's wires or elements, except to assume that certain fanouts are isochronic. Isochronic forks allow signals to reach two destinations with negligible difference in delay.More importantly, QDI circuits are Turing-complete, while purely delay-insensitive circuits are not. Of all "useful" asynchronous design styles, QDI circuits make the fewest timing assumptions, as only the isochronic fork is assumed. In practice ensuring the correctness of an isochronic fork is trivial.Two common design styles of QDI circuits are Delay Insensitive Minterm Synthesis (DIMS) and Pre-Charge Half Buffers based circuits.Technically, QDI circuits are the same class of circuits as speed-independent circuits. The main difference between speed-independent and QDI circuits is that in QDI circuits, the designer is concerned with the acknowledgment of each transition, whereas in speed-independent design, the correctness of the isochronic assumption on each circuit node is assumed to be true and no distinction is made between circuit nodes that are isochronic forks and those that are not.Manufactured QDI processor designs include: TITAC from Tokyo Institute of Technology, MiniMIPS from Caltech, SPA from The University of Manchester and ASPRO-216 from France Telecom. The first QDI processor was the Caltech asynchronous microprocessor of 1989 (a predecessor to the MiniMIPS processor).".
- Quasi_Delay_Insensitive wikiPageExternalLink mips.html.
- Quasi_Delay_Insensitive wikiPageID "2817767".
- Quasi_Delay_Insensitive wikiPageRevisionID "588225180".
- Quasi_Delay_Insensitive hasPhotoCollection Quasi_Delay_Insensitive.
- Quasi_Delay_Insensitive subject Category:Electrical_circuits.
- Quasi_Delay_Insensitive type Artifact100021939.
- Quasi_Delay_Insensitive type Circuit103033362.
- Quasi_Delay_Insensitive type Device103183080.
- Quasi_Delay_Insensitive type ElectricalCircuits.
- Quasi_Delay_Insensitive type ElectricalDevice103269401.
- Quasi_Delay_Insensitive type Instrumentality103575240.
- Quasi_Delay_Insensitive type Object100002684.
- Quasi_Delay_Insensitive type PhysicalEntity100001930.
- Quasi_Delay_Insensitive type Whole100003553.
- Quasi_Delay_Insensitive comment "In digital logic design, Quasi Delay-Insensitive (QDI) circuits are a class of almost delay-insensitive asynchronous circuits which are invariant to (and make no assumptions about) the delays of any of the circuit's wires or elements, except to assume that certain fanouts are isochronic. Isochronic forks allow signals to reach two destinations with negligible difference in delay.More importantly, QDI circuits are Turing-complete, while purely delay-insensitive circuits are not.".
- Quasi_Delay_Insensitive label "Quasi Delay Insensitive".
- Quasi_Delay_Insensitive sameAs m.084l_7.
- Quasi_Delay_Insensitive sameAs Q17105430.
- Quasi_Delay_Insensitive sameAs Q17105430.
- Quasi_Delay_Insensitive sameAs Quasi_Delay_Insensitive.
- Quasi_Delay_Insensitive wasDerivedFrom Quasi_Delay_Insensitive?oldid=588225180.
- Quasi_Delay_Insensitive isPrimaryTopicOf Quasi_Delay_Insensitive.