Matches in UGent Biblio for { <https://biblio.ugent.be/publication/3073169#aggregation> ?p ?o. }
Showing items 1 to 33 of
33
with 100 items per page.
- aggregation classification "C1".
- aggregation creator person.
- aggregation creator person.
- aggregation creator person.
- aggregation date "2012".
- aggregation format "application/pdf".
- aggregation hasFormat 3073169.bibtex.
- aggregation hasFormat 3073169.csv.
- aggregation hasFormat 3073169.dc.
- aggregation hasFormat 3073169.didl.
- aggregation hasFormat 3073169.doc.
- aggregation hasFormat 3073169.json.
- aggregation hasFormat 3073169.mets.
- aggregation hasFormat 3073169.mods.
- aggregation hasFormat 3073169.rdf.
- aggregation hasFormat 3073169.ris.
- aggregation hasFormat 3073169.txt.
- aggregation hasFormat 3073169.xls.
- aggregation hasFormat 3073169.yaml.
- aggregation isPartOf urn:isbn:9781450312448.
- aggregation language "eng".
- aggregation publisher "Association for Computing Machinery (ACM)".
- aggregation rights "I have transferred the copyright for this publication to the publisher".
- aggregation subject "Technology and Engineering".
- aggregation title "An efficient CPI stack counter architecture for superscalar processors".
- aggregation abstract "Cycles-Per-Instruction (CPI) stacks provide intuitive and insightful performance information to software developers. Performance bottlenecks are easily identified from CPI stacks, which hint towards software changes for improving performance. Computing CPI stacks on contemporary superscalar processors is non-trivial though because of various overlap effects. Prior work proposed a CPI counter architecture for computing CPI stacks on out-of-order processors. The accuracy of the obtained CPI stacks was evaluated previously, however, the hardware overhead analysis was not based on a detailed hardware implementation. In this paper, we implement the previously proposed CPI counter architecture in hardware and we find that the previous design can be further optimized. We propose a novel hardware- and power-efficient CPI counter architecture that reduces chip area by 44% and power consumption by 47% over the best possible prior design, while maintaining nearly the same level of performance and accuracy.".
- aggregation authorList BK297810.
- aggregation endPage "58".
- aggregation startPage "55".
- aggregation aggregates 3073783.
- aggregation isDescribedBy 3073169.
- aggregation similarTo 2206781.2206796.
- aggregation similarTo LU-3073169.