Matches in UGent Biblio for { <https://biblio.ugent.be/publication/406252#aggregation> ?p ?o. }
Showing items 1 to 34 of
34
with 100 items per page.
- aggregation classification "P1".
- aggregation creator person.
- aggregation creator person.
- aggregation creator person.
- aggregation creator person.
- aggregation creator person.
- aggregation date "2006".
- aggregation format "application/pdf".
- aggregation hasFormat 406252.bibtex.
- aggregation hasFormat 406252.csv.
- aggregation hasFormat 406252.dc.
- aggregation hasFormat 406252.didl.
- aggregation hasFormat 406252.doc.
- aggregation hasFormat 406252.json.
- aggregation hasFormat 406252.mets.
- aggregation hasFormat 406252.mods.
- aggregation hasFormat 406252.rdf.
- aggregation hasFormat 406252.ris.
- aggregation hasFormat 406252.txt.
- aggregation hasFormat 406252.xls.
- aggregation hasFormat 406252.yaml.
- aggregation isPartOf urn:isbn:83-922632-1-9.
- aggregation language "eng".
- aggregation publisher "Technical University of Lodz".
- aggregation rights "I have transferred the copyright for this publication to the publisher".
- aggregation subject "Technology and Engineering".
- aggregation title "A digitally controlled on-chip monotonic reference current generator with low LSB current for fast and accurate optical level monitoring".
- aggregation abstract "This paper describes a digitally controlled on-chip monotonic reference current generator with 8-bit resolution and a LSB (Least Significant Bit) current as low as 100 nA. It was designed as a building block of a generic DC-coupled Burst Mode Laser Diode Driver (BM-LDD) for GPON (Gigabit Passive Optical Network) applications and acts as an on-chip reference current generator with a settling time of 18 ns for fast and accurate optical level monitoring with guaranteed monotony. The proposed architecture of the on-chip reference current generator is based on an 8-bit segmented current-steering Digital-to-Analog Converter (IDAC) and a bandgap voltage reference. The bandgap voltage reference deviates only 0.6% of the nominal value over temperature and power supply variations. A cascade current mirror with a super beta helper circuit is used to guarantee monotony and high accuracy. The linearity errors caused by systematic influences and random variations are reduced by the proposed 2-D double centroid symmetrical architecture. The design was realized in a 0.35 mu m SiGe BiCMOS technology with 3.3 V power supply.".
- aggregation authorList BK167840.
- aggregation endPage "197".
- aggregation startPage "192".
- aggregation aggregates 1223266.
- aggregation isDescribedBy 406252.
- aggregation similarTo LU-406252.