Matches in DBpedia 2014 for { <http://dbpedia.org/resource/CoreConnect> ?p ?o. }
Showing items 1 to 33 of
33
with 100 items per page.
- CoreConnect abstract "CoreConnect is a microprocessor bus-architecture from IBM for system-on-a-chip (SoC) designs. It was designed to ease the integration and reuse of processor, system, and peripheral cores within standard and custom SoC designs. As a standard SoC design point, it serves as the foundation of IBM or non-IBM devices. Elements of this architecture include the processor local bus (PLB), the on-chip peripheral bus (OPB), a bus bridge, and a device control register (DCR) bus. High-performance peripherals connect to the high-bandwidth, low-latency PLB. Slower peripheral cores connect to the OPB, which reduces traffic on the PLB. CoreConnect has bridging capabilities to the competing AMBA bus architecture, allowing reuse of existing SoC-components.IBM makes the CoreConnect bus available as a no-fee, no-royalty architecture to tool-vendors, core IP-companies, and chip-development companies. As such it is licensed by over 1500 electronics companies such as Cadence, Ericsson, Lucent, Nokia, Siemens and Synopsys.The CoreConnect is an integral part of IBM's Power Architecture offering and is used extensively in their PowerPC 4x0 based designs. Xilinx uses CoreConnect as the infrastructure for all of their embedded processor designs even though only a few are Power Architecture based.".
- CoreConnect wikiPageExternalLink Index.cfm?AD=1&ArticleID=4089.
- CoreConnect wikiPageExternalLink DcrBus.pdf.
- CoreConnect wikiPageExternalLink crcon_ugl.html.
- CoreConnect wikiPageExternalLink ip_product_details.jsp?key=dr_pcentral_coreconnect.
- CoreConnect wikiPageExternalLink CoreConnect_Bus_Architecture.
- CoreConnect wikiPageID "13743910".
- CoreConnect wikiPageRevisionID "595039051".
- CoreConnect hasPhotoCollection CoreConnect.
- CoreConnect subject Category:Computer_buses.
- CoreConnect subject Category:Power_Architecture.
- CoreConnect type Abstraction100002137.
- CoreConnect type Arrangement105726596.
- CoreConnect type BusTopology105730591.
- CoreConnect type Cognition100023271.
- CoreConnect type ComputerBuses.
- CoreConnect type Configuration105731779.
- CoreConnect type Design105728678.
- CoreConnect type PsychologicalFeature100023100.
- CoreConnect type Structure105726345.
- CoreConnect type Topology105730365.
- CoreConnect comment "CoreConnect is a microprocessor bus-architecture from IBM for system-on-a-chip (SoC) designs. It was designed to ease the integration and reuse of processor, system, and peripheral cores within standard and custom SoC designs. As a standard SoC design point, it serves as the foundation of IBM or non-IBM devices. Elements of this architecture include the processor local bus (PLB), the on-chip peripheral bus (OPB), a bus bridge, and a device control register (DCR) bus.".
- CoreConnect label "CoreConnect".
- CoreConnect label "Processor Local Bus".
- CoreConnect label "Processor Local Bus".
- CoreConnect sameAs Processor_Local_Bus.
- CoreConnect sameAs Processor_Local_Bus.
- CoreConnect sameAs m.03cgx57.
- CoreConnect sameAs Q1801201.
- CoreConnect sameAs Q1801201.
- CoreConnect sameAs CoreConnect.
- CoreConnect wasDerivedFrom CoreConnect?oldid=595039051.
- CoreConnect isPrimaryTopicOf CoreConnect.