Matches in DBpedia 2014 for { <http://dbpedia.org/resource/MIPS_instruction_set> ?p ?o. }
Showing items 1 to 63 of
63
with 100 items per page.
- MIPS_instruction_set abstract "MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computer (RISC) instruction set (ISA) developed by MIPS Technologies (formerly MIPS Computer Systems, Inc.). The early MIPS architectures were 32-bit, with 64-bit versions added later. Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64. The current revisions are MIPS32 (for 32-bit implementations) and MIPS64 (for 64-bit implementations). MIPS32 and MIPS64 define a control register set as well as the instruction set.Several optional extensions are also available, including MIPS-3D which is a simple set of floating-point SIMD instructions dedicated to common 3D tasks, MDMX (MaDMaX) which is a more extensive integer SIMD instruction set using the 64-bit floating-point registers, MIPS16e which adds compression to the instruction stream to make programs take up less room, and MIPS MT, which adds multithreading capability.Computer architecture courses in universities and technical schools often study the MIPS architecture. The architecture greatly influenced later RISC architectures such as Alpha.MIPS implementations are primarily used in embedded systems such as Windows CE devices, routers, residential gateways, and video game consoles such as the Sony Playstation, PlayStation 2 and PlayStation Portable. Until late 2006, they were also used in many of SGI's computer products. MIPS implementations were also used by Digital Equipment Corporation, NEC, Pyramid Technology, Siemens Nixdorf, Tandem Computers and others during the late 1980s and 1990s. In the mid to late 1990s, it was estimated that one in three RISC microprocessors produced was a MIPS implementation.".
- MIPS_instruction_set thumbnail MIPS_instruction_set_family.svg?width=300.
- MIPS_instruction_set wikiPageExternalLink index.html.
- MIPS_instruction_set wikiPageExternalLink MARS.
- MIPS_instruction_set wikiPageExternalLink imgtec.com.
- MIPS_instruction_set wikiPageExternalLink MIPS%20Quick%20Tutorial.htm.
- MIPS_instruction_set wikiPageExternalLink mips-architectures.
- MIPS_instruction_set wikiPageExternalLink ?tn=1&l0=cl&l1=MIPS%20Rx000.
- MIPS_instruction_set wikiPageExternalLink bitshift.html.
- MIPS_instruction_set wikiPageExternalLink HP_AppA.pdf.
- MIPS_instruction_set wikiPageExternalLink developers.
- MIPS_instruction_set wikiPageExternalLink mips-architectures.asp.
- MIPS_instruction_set wikiPageExternalLink 4KcProgMan.pdf.
- MIPS_instruction_set wikiPageExternalLink MIPSir.html.
- MIPS_instruction_set wikiPageID "20170".
- MIPS_instruction_set wikiPageRevisionID "606258071".
- MIPS_instruction_set bits "64".
- MIPS_instruction_set branching "Condition register".
- MIPS_instruction_set design Reduced_instruction_set_computing.
- MIPS_instruction_set designer MIPS_Technologies.
- MIPS_instruction_set encoding "Fixed".
- MIPS_instruction_set endianness Endianness.
- MIPS_instruction_set extensions MDMX.
- MIPS_instruction_set extensions MIPS-3D.
- MIPS_instruction_set fpr "32".
- MIPS_instruction_set gpr "31".
- MIPS_instruction_set introduced "1981".
- MIPS_instruction_set name "MIPS".
- MIPS_instruction_set type "Register-Register".
- MIPS_instruction_set subject Category:1981_introductions.
- MIPS_instruction_set subject Category:Advanced_RISC_Computing.
- MIPS_instruction_set subject Category:Instruction_set_architectures.
- MIPS_instruction_set subject Category:MIPS_Technologies.
- MIPS_instruction_set comment "MIPS (originally an acronym for Microprocessor without Interlocked Pipeline Stages) is a reduced instruction set computer (RISC) instruction set (ISA) developed by MIPS Technologies (formerly MIPS Computer Systems, Inc.). The early MIPS architectures were 32-bit, with 64-bit versions added later. Multiple revisions of the MIPS instruction set exist, including MIPS I, MIPS II, MIPS III, MIPS IV, MIPS V, MIPS32, and MIPS64.".
- MIPS_instruction_set label "Architecture MIPS".
- MIPS_instruction_set label "Architektura MIPS".
- MIPS_instruction_set label "Architettura MIPS".
- MIPS_instruction_set label "Arquitetura MIPS".
- MIPS_instruction_set label "MIPS (CPU)".
- MIPS_instruction_set label "MIPS (procesador)".
- MIPS_instruction_set label "MIPS (архитектура)".
- MIPS_instruction_set label "MIPS instruction set".
- MIPS_instruction_set label "MIPS-Architektur".
- MIPS_instruction_set label "MIPSアーキテクチャ".
- MIPS_instruction_set label "MIPS架構".
- MIPS_instruction_set label "تعليمات الميبس".
- MIPS_instruction_set sameAs Architektura_MIPS.
- MIPS_instruction_set sameAs MIPS-Architektur.
- MIPS_instruction_set sameAs MIPS_(procesador).
- MIPS_instruction_set sameAs Architecture_MIPS.
- MIPS_instruction_set sameAs Arsitektur_MIPS.
- MIPS_instruction_set sameAs Architettura_MIPS.
- MIPS_instruction_set sameAs MIPSアーキテクチャ.
- MIPS_instruction_set sameAs MIPS_아키텍처.
- MIPS_instruction_set sameAs MIPS_(CPU).
- MIPS_instruction_set sameAs Architektura_MIPS.
- MIPS_instruction_set sameAs Arquitetura_MIPS.
- MIPS_instruction_set sameAs m.051_g.
- MIPS_instruction_set sameAs Q527464.
- MIPS_instruction_set sameAs Q527464.
- MIPS_instruction_set wasDerivedFrom MIPS_instruction_set?oldid=606258071.
- MIPS_instruction_set depiction MIPS_instruction_set_family.svg.
- MIPS_instruction_set isPrimaryTopicOf MIPS_instruction_set.
