Matches in DBpedia 2014 for { <http://dbpedia.org/resource/TRIPS_architecture> ?p ?o. }
Showing items 1 to 30 of
30
with 100 items per page.
- TRIPS_architecture abstract "TRIPS is a microprocessor architecture being designed by a team at the University of Texas at Austin in conjunction with IBM, Intel, and Sun Microsystems. TRIPS uses an instruction set architecture that is designed to be easily broken down into large groups of instructions (graphs) that can be run on independent processing elements. The design collects related data into the graphs, attempting to avoid expensive data reads and writes and keeping the data in high speed memory close to the processing elements. The prototype TRIPS processor contains 16 such elements, but it is expected this will rapidly scale up to 128 in "real world" processors in the near future. Combined with a number of architecture changes, the TRIPS design hopes to reach 1 TFLOP on a single processor by 2012.".
- TRIPS_architecture thumbnail Trips_floorplan.jpg?width=300.
- TRIPS_architecture wikiPageID "10898561".
- TRIPS_architecture wikiPageRevisionID "544780469".
- TRIPS_architecture hasPhotoCollection TRIPS_architecture.
- TRIPS_architecture subject Category:Microprocessors.
- TRIPS_architecture type Artifact100021939.
- TRIPS_architecture type Chip103020034.
- TRIPS_architecture type Conductor103088707.
- TRIPS_architecture type Device103183080.
- TRIPS_architecture type Instrumentality103575240.
- TRIPS_architecture type Microprocessor103760310.
- TRIPS_architecture type Microprocessors.
- TRIPS_architecture type Object100002684.
- TRIPS_architecture type PhysicalEntity100001930.
- TRIPS_architecture type SemiconductorDevice104171831.
- TRIPS_architecture type Whole100003553.
- TRIPS_architecture comment "TRIPS is a microprocessor architecture being designed by a team at the University of Texas at Austin in conjunction with IBM, Intel, and Sun Microsystems. TRIPS uses an instruction set architecture that is designed to be easily broken down into large groups of instructions (graphs) that can be run on independent processing elements.".
- TRIPS_architecture label "Architettura TRIPS".
- TRIPS_architecture label "TRIPS architecture".
- TRIPS_architecture label "TRIPS-Prozessor".
- TRIPS_architecture sameAs TRIPS-Prozessor.
- TRIPS_architecture sameAs Architettura_TRIPS.
- TRIPS_architecture sameAs m.02qtg3s.
- TRIPS_architecture sameAs Q2384809.
- TRIPS_architecture sameAs Q2384809.
- TRIPS_architecture sameAs TRIPS_architecture.
- TRIPS_architecture wasDerivedFrom TRIPS_architecture?oldid=544780469.
- TRIPS_architecture depiction Trips_floorplan.jpg.
- TRIPS_architecture isPrimaryTopicOf TRIPS_architecture.
