Matches in DBpedia 2014 for { <http://dbpedia.org/resource/Tensilica_Instruction_Extension> ?p ?o. }
Showing items 1 to 18 of
18
with 100 items per page.
- Tensilica_Instruction_Extension abstract "Tensilica Instruction Extension refers to the proprietary language that is used to customize the Xtensa processor core architecture.By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP). Software applications can greatly benefit from properly targeted user-defined instructions, while TIE ports and TIE queues facilitate multiprocessor communication by adding separate input and output interfaces to the processor core. Using the TIE language and Xtensa Xplorer toolkit, the generation and verification of the instructions used to extend the processor ISA are automated. Such automation helps to reduce the hardware verification time that typically consumes a large percentage of the project duration of a typical hardware developed for the same functionality.".
- Tensilica_Instruction_Extension wikiPageExternalLink script.php?script_id=1964.
- Tensilica_Instruction_Extension wikiPageID "15500092".
- Tensilica_Instruction_Extension wikiPageRevisionID "549113729".
- Tensilica_Instruction_Extension hasPhotoCollection Tensilica_Instruction_Extension.
- Tensilica_Instruction_Extension subject Category:Hardware_description_languages.
- Tensilica_Instruction_Extension type Abstraction100002137.
- Tensilica_Instruction_Extension type Communication100033020.
- Tensilica_Instruction_Extension type HardwareDescriptionLanguages.
- Tensilica_Instruction_Extension type Language106282651.
- Tensilica_Instruction_Extension comment "Tensilica Instruction Extension refers to the proprietary language that is used to customize the Xtensa processor core architecture.By using TIE, the user can customize the Xtensa architecture by adding custom instructions and register files, instantiating TIE Ports and Queues for multiprocessor communication, and adding pre-configured extensions (such as Tensilica's DSP).".
- Tensilica_Instruction_Extension label "Tensilica Instruction Extension".
- Tensilica_Instruction_Extension sameAs m.03mc99n.
- Tensilica_Instruction_Extension sameAs Q7700662.
- Tensilica_Instruction_Extension sameAs Q7700662.
- Tensilica_Instruction_Extension sameAs Tensilica_Instruction_Extension.
- Tensilica_Instruction_Extension wasDerivedFrom Tensilica_Instruction_Extension?oldid=549113729.
- Tensilica_Instruction_Extension isPrimaryTopicOf Tensilica_Instruction_Extension.