Matches in DBpedia 2014 for { <http://dbpedia.org/resource/Zero_instruction_set_computer> ?p ?o. }
Showing items 1 to 28 of
28
with 100 items per page.
- Zero_instruction_set_computer abstract "In computer science, Zero Instruction Set Computer (ZISC) refers to a computer architecture based on pure pattern matching and absence of (micro-)instructions in the classical sense. The ZISC acronym alludes to the previously developed RISC (Reduced Instruction Set Computer) technology.ZISC is a technology based on ideas from artificial neural networks and massively hardwired parallel processing. This concept was invented by Guy Paillet.The ZISC architecture alleviates the memory bottleneck by blending the pattern memory with the pattern learning and recognition logic. The main innovation was finding a way to solve the "winner takes all problem" and allows a constant learning/recognition time, regardless of the number of processing elements (e.g. neurons) connected in parallel.The first ZISC35 with 36 neurons was released in 1993 and the ZISC78 in 2000 both by IBM which discontinued the manufacturing in 2001.In August 2007, the CM1K (CogniMem 1,024 neurons) was introduced by CogniMem Ltd. CM1K was designed by Anne Menendez and Guy Paillet. Practical uses of ZISC/CogniMem technology focus on pattern recognition, information retrieval (data mining), security and similar tasks.".
- Zero_instruction_set_computer wikiPageExternalLink DesktopDefault.aspx?article=aa071800a.htm&tabid=2.
- Zero_instruction_set_computer wikiPageExternalLink www.cognimem.com.
- Zero_instruction_set_computer wikiPageExternalLink 9809-ai1.htm.
- Zero_instruction_set_computer wikiPageExternalLink 5621863.html.
- Zero_instruction_set_computer wikiPageExternalLink h85146q636u24050.
- Zero_instruction_set_computer wikiPageID "1940509".
- Zero_instruction_set_computer wikiPageRevisionID "599865449".
- Zero_instruction_set_computer hasPhotoCollection Zero_instruction_set_computer.
- Zero_instruction_set_computer subject Category:Central_processing_unit.
- Zero_instruction_set_computer subject Category:Instruction_processing.
- Zero_instruction_set_computer comment "In computer science, Zero Instruction Set Computer (ZISC) refers to a computer architecture based on pure pattern matching and absence of (micro-)instructions in the classical sense. The ZISC acronym alludes to the previously developed RISC (Reduced Instruction Set Computer) technology.ZISC is a technology based on ideas from artificial neural networks and massively hardwired parallel processing.".
- Zero_instruction_set_computer label "ZISC".
- Zero_instruction_set_computer label "ZISC".
- Zero_instruction_set_computer label "ZISC".
- Zero_instruction_set_computer label "Zero instruction set computer".
- Zero_instruction_set_computer label "Zero instruction set computer".
- Zero_instruction_set_computer label "Zero instruction set computer".
- Zero_instruction_set_computer label "零指令集".
- Zero_instruction_set_computer sameAs Zero_instruction_set_computer.
- Zero_instruction_set_computer sameAs ZISC.
- Zero_instruction_set_computer sameAs Zero_instruction_set_computer.
- Zero_instruction_set_computer sameAs ZISC.
- Zero_instruction_set_computer sameAs m.067p92.
- Zero_instruction_set_computer sameAs Q2420752.
- Zero_instruction_set_computer sameAs Q2420752.
- Zero_instruction_set_computer wasDerivedFrom Zero_instruction_set_computer?oldid=599865449.
- Zero_instruction_set_computer isPrimaryTopicOf Zero_instruction_set_computer.