Data Portal @ linkeddatafragments.org

Matches in Harvard for { <http://id.lib.harvard.edu/aleph/006743771/catalog> ?p ?o. }

• catalog alternative "CHARME '95".
• catalog contributor b9369877.
• catalog contributor b9369878.
• catalog contributor b9369879.
• catalog created "c1995.".
• catalog date "1995".
• catalog date "c1995.".
• catalog dateCopyrighted "c1995.".
• catalog description "Includes bibliographical references.".
• catalog description "What if model checking must be truly symbolic / H. Hungar [and others] -- Automatic verification of the SCI cache coherence protocol / U. stern, D.L. Dill -- Describing and verifying synchronous circuits with the Boyer-Moore theorem prover / L. Pierre -- Problems encountered in the machine-assisted proof of hardware / P. Curzon -- Formally embedding existing high level synthesis algorithms / D. Eisenbiegler, R. Kumar -- Formal design of a class of computers / L.G. Wang, M. Mendler -- Symbolic analysis and verification of CPA descriptions / M.C. McFarland, T.J. Kowalski -- A foundation for formal reuse of hardware / A.C.V. de Melo, H. Barringer -- State enumeration with abstract descriptions of state machines / F. Corella [and others] -- Transforming boolean relations by symbolic encoding / G. Cabodi [and others] -- Design error diagnosis in sequential circuits / A. Wahba, D. Borrione -- Timing analysis of asynchronous circuits using timed automata / O. Maler, A. Pnueli -- Improved probabilistic verification by hash compaction / U. Stern, D.L. Dill -- Formal support for the ELLA hardware description language / H. Barringer, B. Monahan, A. Williams -- Verifying hardware components within JACK / R. De Nicola [and others] -- Language containment of non-deterministic [omega]-automata / S. Taşiran, R. Hojati, R.K. Brayton -- A partial-order approach to the verification of concurrent systems : checking liveness properties / D. Bolignano -- Semantics of a verification-oriented subset of VHDL / D. Déharbe, D. Borrione -- Reasoning about VHDL using operational and observational semantics / K.G.W. Gossens -- A symbolic relation for a subset of VHDL '87 descriptions and its application to symbolic model checking / E. Encrenaz.".
• catalog extent "viii, 342 p. :".
• catalog identifier "3540603859 (acid-free paper)".
• catalog isPartOf "Lecture notes in computer science ; 987".
• catalog issued "1995".
• catalog issued "c1995.".
• catalog language "eng".
• catalog publisher "Berlin ; New York : Springer,".
• catalog subject "621.39/5 20".
• catalog subject "Computer-aided design Congresses.".
• catalog subject "Integrated circuits Verification Congresses.".
• catalog subject "Integrated circuits Very large scale integration Computer-aided design Congresses.".
• catalog subject "Integrated circuits Very large scale integration Design and construction Data processing Congresses.".
• catalog subject "TK7874.75 .A39 1995".
• catalog tableOfContents "What if model checking must be truly symbolic / H. Hungar [and others] -- Automatic verification of the SCI cache coherence protocol / U. stern, D.L. Dill -- Describing and verifying synchronous circuits with the Boyer-Moore theorem prover / L. Pierre -- Problems encountered in the machine-assisted proof of hardware / P. Curzon -- Formally embedding existing high level synthesis algorithms / D. Eisenbiegler, R. Kumar -- Formal design of a class of computers / L.G. Wang, M. Mendler -- Symbolic analysis and verification of CPA descriptions / M.C. McFarland, T.J. Kowalski -- A foundation for formal reuse of hardware / A.C.V. de Melo, H. Barringer -- State enumeration with abstract descriptions of state machines / F. Corella [and others] -- Transforming boolean relations by symbolic encoding / G. Cabodi [and others] -- Design error diagnosis in sequential circuits / A. Wahba, D. Borrione -- Timing analysis of asynchronous circuits using timed automata / O. Maler, A. Pnueli -- Improved probabilistic verification by hash compaction / U. Stern, D.L. Dill -- Formal support for the ELLA hardware description language / H. Barringer, B. Monahan, A. Williams -- Verifying hardware components within JACK / R. De Nicola [and others] -- Language containment of non-deterministic [omega]-automata / S. Taşiran, R. Hojati, R.K. Brayton -- A partial-order approach to the verification of concurrent systems : checking liveness properties / D. Bolignano -- Semantics of a verification-oriented subset of VHDL / D. Déharbe, D. Borrione -- Reasoning about VHDL using operational and observational semantics / K.G.W. Gossens -- A symbolic relation for a subset of VHDL '87 descriptions and its application to symbolic model checking / E. Encrenaz.".
• catalog title "CHARME '95".
• catalog title "Correct hardware design and verification methods : IFIP WG10.5 advanced research working conference, CHARME ̕95, Frankfurt/Main, Germany, October 2-4, 1995 : proceedings / Paolo E. Camurati, Hans Eveking(eds.).".
• catalog type "Conference proceedings. fast".
• catalog type "Frankfurt (Main, 1995) swd".
• catalog type "text".