Matches in Library of Congress for { <http://lccn.loc.gov/2010484132> ?p ?o. }
Showing items 1 to 25 of
25
with 100 items per page.
- 2010484132 contributor B11986410.
- 2010484132 contributor B11986411.
- 2010484132 created "c2010.".
- 2010484132 date "2010".
- 2010484132 date "c2010.".
- 2010484132 dateCopyrighted "c2010.".
- 2010484132 description "FPGA overview : architecture and CAD -- Power dissipation in modern FPGAs -- Power estimation in FPGAs -- Dynamic power reduction techniques in FPGAs -- Leakage power reduction in FPGAs using MTCMOS techniques -- Leakage power reduction in FPGAs through input pin reordering.".
- 2010484132 description "Includes bibliographical references (p. 221-235) and index.".
- 2010484132 extent "xiv, 241 p. :".
- 2010484132 identifier "0123744385 (hbk. : alk. paper)".
- 2010484132 identifier "9780123744388 (hbk. : alk. paper)".
- 2010484132 isPartOf "Systems on silicon".
- 2010484132 issued "2010".
- 2010484132 issued "c2010.".
- 2010484132 language "eng".
- 2010484132 publisher "Burlington, MA : Morgan Kaufmann,".
- 2010484132 subject "621.3815 23".
- 2010484132 subject "Field programmable gate arrays Computer-aided design.".
- 2010484132 subject "Integrated circuits Very large scale integration.".
- 2010484132 subject "Low voltage integrated circuits Computer-aided design.".
- 2010484132 subject "Nanoelectromechanical systems Computer-aided design.".
- 2010484132 subject "TK7895.G36 H37 2010".
- 2010484132 tableOfContents "FPGA overview : architecture and CAD -- Power dissipation in modern FPGAs -- Power estimation in FPGAs -- Dynamic power reduction techniques in FPGAs -- Leakage power reduction in FPGAs using MTCMOS techniques -- Leakage power reduction in FPGAs through input pin reordering.".
- 2010484132 title "Low-power design of nanometer FPGAs : architecture and EDA / Hassan Hassan, Mohab Anis.".
- 2010484132 type "text".